INTRODUCTION
Miniaturization of solid oxide fuel cells (SOFCs) has been recently proposed as a promising alternative for powering portable devices [1, 2] . The micro SOFC (µSOFC) concept is based on the development of ultrathin electrolytes supported on low thermal mass structures [3] [4] [5] [6] [7] [8] [9] . This combination keeps the main benefits of SOFC technology, i.e. high specific energy per unit mass and volume, efficiency and fuel flexibility, while overcoming its major drawbacks, namely, high operating temperatures and long and highpower-consumption start-up processes. Different designs have been reported in the literature, most of them based on free-standing electrolyte membranes supported on silicon-based substrates. The integration of SOFCs in micro electromechanical systems (MEMS) technology becomes crucial to achieve the desired miniaturization while ensuring high reproducibility, cheap mass production and electronics compatibility.
In this sense, big efforts have been devoted to the development of optimized membrane designs, i.e. maximizing the membrane active area while ensuring structural and thermomechanical stability, in order to enlarge the total power achievable per single device. Opposed to original simple squared membrane designs with a limited maximum size [3] , recent works focus on the fabrication of membranes with enlarged areas reaching several mm 2 . First Rey-Mermet et al. [10] and lately Ramanathan et al. [4] used dense Ni grids as robust support for fabricating membranes with a maximum area of 25 mm 2 . This way, a maximum power output multiplied by a factor of x30 has been achieved. A second alternative for increasing the active area was reported by Su et al. [7] . It consists on the fabrication of corrugated M A N U S C R I P T
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membranes with surface utilization increased by 30% to 64%. This allows almost doubling the maximum power of the µSOFC.
Great performances have been reported by µSOFCs based on thin film free-standing YSZ electrolytic membranes, both using the basic squared designs and the large-area ones. YSZ membranes present thermo-mechanical stability through the whole intermediate temperature range (up to 700ºC), and reach the target value usually established for the Area Specific Resistance (ASR=0.15 Ωcm 2 , [11] ) at temperatures as low as 400ºC [6, 12] . However, despite the good performance achieved by the thin electrolytes themselves and the promising works reported on µSOFC devices (a maximum power density of 1037 mW/cm 2 was reported by Kerman et al. [13] ), the quick degradation shown by the typically implemented metallic electrodes [3, 14] at operating temperatures still hinders the way to the commercialization of µSOFC devices [15] [16] [17] . A difficult balance between two opposite phenomena is required for the development of reliable metallic-based thin film electrodes, namely: (i) the promotion of thin film dewetting with temperature, in order to form a porous film and enlarge the triple phase boundary (TPB) length without losing the connectivity; (ii) the limitation of the dewetting process that makes the thin films unstable at operating temperatures. This last phenomenon leads to the agglomeration of the metal during operation yielding the formation of isolated metallic islands, with the loss of in-plane percolation and/or dramatic reduction of active area. Fast degradation of metallic thin films implemented on µSOFC configurations have been already reported by Ramanathan et al. [4, 13, 18] .
As a consequence of this, the implementation of more reliable and stable thin film ceramic-based electrodes into µSOFC systems seems to be the next natural goal for the µSOFC community. Indeed, some attempts have been already reported on the development of pure oxide-based electrodes for fabricating fully-ceramic µSOFC, based on state-of-the-art materials on bulk SOFC systems working as cathodes [19] [20] [21] [22] [23] [24] [25] [26] [27] or anodes [28] . However, only few results have been reported on µSOFC performance using ceramic electrodes [29] [30] [31] [32] . [21] [22] [23] 42] . It is important to notice here that either increasing the density of LSC thin films (internal lattice strain fields involved, [43] [44] [45] [46] ) or lowering the pO 2 [47] can induce Sr segregation and mid-term quick degradation.
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In this work, porous thin films of La 0.6 Sr 0.4 CoO 3-δ were fabricated and tested as cathodes in free-standing membranes of dense yttria-stabilized zirconia working as an electrolyte. Porous electrode and dense electrolyte were deposited by Pulsed Laser Deposition (PLD) by using different deposition conditions. The all-PLD-deposited symmetrical cells (LSC/YSZ/LSC) were supported on a novel large-area free-standing membrane design [48] [49] [50] . This new membrane design is based on the use of a grid of doped silicon slabs as support. Opposed to the previous strategies (based on metallic grids), the here-presented strategy is fully based on silicon, thus compatible with CMOS and MEMS technology.
In order to evaluate the suitability of LSC for thin film µSOFC cathodes, in-plane conductivity measurements were performed on simple films, to ensure good current collection, and a complete electrochemical characterization of the symmetrical free-standing membrane (half-cell measurements) was and LSC powder supplied by EMPA (Switzerland), green pellets were obtained by compaction in a uniaxial die press. Sintered discs were obtained after a thermal treatment at 1450ºC for 7 h in air achieving relative densities over 95%.
Dense YSZ thin films of 200-500 nm thick were deposited by PLD over Si 3 N 4 /SiO 2 /Si substrates by laser ablation of the previously fabricated target. Details on the substrate fabrication and PLD deposition conditions to obtain dense and homogeneous YSZ films are described with greater detail elsewhere [6] .
Porous LSC films were deposited by PLD over the YSZ films. In order to achieve the desired porosity, a higher base pressure was employed, i.e. 1.0·10 -1 mbar instead of 2.5·10 -2 mbar. Deposition temperature was also lowered from 600ºC (dense YSZ) to 100ºC (porous LSC). The deposition time for obtaining 350 nm thick films of LSC was 25 min, using a pulse rate of 10 Hz and laser energy of 1 J/cm 2 . A PLD5000 equipment from PVD was used for the functional layers deposition at a wafer level, allowing the integration of the technique onto the silicon substrate fabrication flow. The so-prepared bi-layer samples were used in this work for the study of the electrode microstructure and in-plane electrical conductivity.
Scanning electron microscopy (SEM, Zeiss Auriga) was used for the study of the microstructure of LSC deposited films before and after thermal treatments up to the maximum working temperature (T=700ºC).
The identification of the phase on the films and its evolution with temperature was made by in situ X-ray diffraction (XRD, Brucker-D8 Advance). A temperature-controlled stage was employed for the acquisition of diffraction patterns at different temperatures, from room temperature to 700ºC in steps of 50ºC.
In-plane electrical characterization of the as-deposited porous LSC films was carried out by using the Van der Pauw method [51] . Four gold electrodes were painted on top of the LSC films (close to the corner edges) for their use as electrical contacts. Measurements at different temperatures, ranging from room temperature to 700ºC, were carried out on a Probostat cell placed inside a furnace by means of a Keithley 2400 sourcemeter, using slow heating and cooling ramps (1ºC/min). A constant flux of synthetic air was forced in order to provide with the desired oxidizing atmosphere. A thermocouple was located besides the sample for temperature control.
2) Fabrication and characterization of large-area self-supported membranes of LSC/YSZ/LSC LSC/YSZ/LSC free-standing membranes were fabricated for testing LSC as a cathode on a real µSOFC configuration. The technological flow for the fabrication of the self-supported low-thermal mass membranes is described in Figure 1a and references [48] [49] [50] . In order to make large area thermomechanically stable membranes, a grid of doped-silicon slabs was defined in the earlier stages of micro fabrication (photolithographic step followed by a doping process [52] , step A in Figure 1a ). A SiO 2 /Si 3 N 4 dielectric bi-layer is then deposited on both sides of the substrate serving as isolation and substrate for the functional layer deposition (step B). By a second photolithographic step from the back side (step C) the Si 3 N 4 layer is selectively removed (using Reactive Ion Etching, RIE), thus defining the zone of the silicon substrate to be etched for obtaining the membranes. SiO 2 and Si are wet etched (HF and KOH, respectively) from the back side using the Si 3 N 4 layer as mask (step D). After these etching processes, Si 3 N 4 free-standing membranes supported on hexagonal doped silicon slabs grids were obtained on the top side (see Figure 1b- c). Doped silicon zones were not etched due to their high selectivity to Si anisotropic etchants (KOH), thus the silicon slabs grids were obtained [52] . The obtained membranes ranged from 1.8x1.8 mm 2 to 3.5x3.5 mm 2 and were used as substrate for the electrolyte deposition. These membranes present tensile strain and are used as sacrificial layers for the PLD deposition of the functional dense 500 nm YSZ electrolytes M A N U S C R I P T
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(same deposition conditions than in previous section). By removing the silicon nitride layer, using selective reactive ion etching (RIE), YSZ free-standing membranes were released allowing a double side deposition of porous LSC of 350 nm thick (same deposition conditions than in previous section) to define the symmetrical LSC/YSZ/LSC cells. Finally, patterned 150 nm thick Pt films were implemented on both sides of the membrane to serve as current collectors. The mentioned pattern was defined by nanosphere lithography as detailed elsewhere [49] , maintaining a substantial porosity after high temperature characterization.
Comparison between top view SEM images on Figure 2 show the microstructure evolution of the Pt mesh after measurements performed at high T=700ºC, revealing a microstructural change during the measurement but in any case losing the porosity and connectivity on the current collector film. The continuity of the film is ensured since percolation pathways, i.e. in-plane connectivity, are observed (see inlet of Figure 2b ). [6] showed that so deposited YSZ layers present less than 5%vol. of amorphous phase and pure cubic phase (no significant tetragonal contribution). No diffraction peaks are observed for the as-deposited LSC indicating an amorphous nature of the layer prior to annealing. As previously mentioned, this is mainly due to the low substrate temperature employed during the PLD process. The evolution of the XRD patterns with temperature shows a crystallization of the LSC layer between 500 and 550ºC by the appearance of new diffraction peaks corresponding to the cubic Pm-3m structure (JCPDS-ICDD #48-0121). The LSC crystallization at such low temperatures is very convenient for reaching the main goal of avoiding high temperature steps in the fabrication process. It is also important to notice that no reactivity between LSC M A N U S C R I P T
and YSZ was observed up to 700ºC, showing the applicability of LSC on a great range of temperatures covering the typical intermediate temperature range ascribed to the µSOFC. Figure 4 to be placed here Figure 5 shows the evolution of the in-plane conductivity with the temperature on a 350 nm thick LSC film, measured by using the Van der Pauw method. Starting from as-deposited samples, an improvement of more than one order of magnitude is observed at T=500-525ºC. Non hysteresis was observed for the subsequent cooling and heating curves, suggesting the irreversibility of the phenomenon. Therefore, and in concordance with the XRD study (Figure 4 ), the abrupt change can be associated to the crystallization of the LSC layer and the corresponding increase of electronic conductivity [42] . A maximum value of ca. 300 S/cm on in-plane conductivity is observed after crystallization. This is well over the target values typically A small arc appears at high frequencies due to the resistance associated to the ionic conduction through the bulk electrolyte (T=300ºC spectrum on Figure 7 ) while a big arc present at lower frequencies is presumably associated to poor performance at the electrodes. No grain boundary contribution to the resistance was observed for the electrolyte due to the typical columnar growth of PLD-deposited YSZ (see reference [6] for further details).
At higher temperatures, the arc corresponding to the electrolyte becomes a pure serial resistance while the low-frequency arc associated to the symmetrical electrodes shows a great reduction in resistance (T=600ºC spectrum on Figure 7 ). The continuous line represents the fitted ALS continuum model [53] useful for describing porous mixed ionic-electronic conductors like LSC, i.e. the case under study. The excellent agreement between model and experimental data suggests that the non-charge transfer phenomena (solid-state oxygen diffusion and O 2 surface exchange) and the gas-phase diffusion dominate the electrochemical behavior of the system.
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It is important to notice here that the Si diffusion from the substrate is not expected to significantly affect the electrochemical behavior of the YSZ layer. This is due to the accumulation of silicon in the grain boundaries that present negligible contribution to the total resistance as previously mentioned. SIMS analysis performed after annealing at 800ºC (not presented here) shows that silicon from the substrate does not reach the electrode side through the dense electrolyte. Any asymmetry between the top and bottom electrode is observed by EIS suggesting that possible silicon diffusion from the substrate after RIE is neither significant. All these facts indicate that there is not significant effect of Si diffusion neither in the YSZ nor LSC films electrochemical behavior. However, future long-term degradation studies have to consider the relevance of this effect with time. The YSZ electrolyte presents similar ASR YSZ values than those previously reported for bulk [57] and YSZ free-standing membranes measured in cross-plane [12] . Thus, fabrication of large-area YSZ membranes with similar performances than those already reported was satisfactorily proven. Although film stress has a marked influence on ionic-conduction properties by affecting the charge carrier mobility [59] [60] [61] [62] [63] [64] , any relevant contribution of the strain on the cross-plane conductivity was observed neither in this work nor in M A N U S C R I P T
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previous studies on free-standing YSZ membranes [6] . This is probably due to (i) a great reduction of the film stress after buckling deformation and, (ii) a defect clustering and vacancy association taking place close to the grain boundaries, which in cross-plane measurements is much less significant in our columnar-type microstructure. In terms of µSOFC applications, the electrolyte layer should not contribute more than 0.15 Ωcm 2 to the total fuel cell resistance [11] . In the present case, this target was attained at temperatures as low as 450ºC, covering the typical µSOFC temperature range (500-700ºC).
LSC resistivity values were similar or slightly higher than other previously reported thin films of LSC (some of them also plotted on the figure for direct comparison [21, 22, 42] ). This small discrepancy can be attributed to the well-known dependency of the oxygen surface exchange properties and electrolyteelectrode polarization resistances on the fabrication routes. Up to the authors' best knowledge, this is the first report on half-cell measurements of a thin film LSC/YSZ/LSC system and, therefore, it is not possible to directly compare the obtained ASR with any similar configuration previously reported.
As earlier mentioned, Figure 8 also includes ASR values for two different porous Pt/YSZ interfaces: (i) based on Pt/YSZ/Pt membranes under real µSOFC operating conditions from three different research groups [4, 8, 9] ; (ii) based on porous Pt films deposited on YSZ single crystal as reported by Ryll et al. [17] .
The wide variability of reported values is probably due to the instability of these metallic-based electrodes at µSOFC operating temperatures and does not allow clear comparison with the here presented results on LSC's performance.
An absolute value usually targeted for cathode/electrolyte polarization resistances is ASR=0.3 Ω·cm 2 [11] . In this sense, the here-presented results suggest the need of temperatures higher than 650ºC for having a good performance of the LSC/YSZ interface (dot line in Figure 8 ). Although this fact forces to work at higher temperatures than those previously published µSOFC devices based on Pt/YSZ/Pt (350-550ºC, [3, 13] ), the proven stability of the LSC films at such temperatures makes the system more reliable considering the fast degradation observed for pure metallic based devices. Moreover, working at such high temperatures allows substantially increasing the electrolyte thickness to several hundreds of nm. Thicker M A N U S C R I P T
electrolytes make the membrane more robust reducing the probability of pinhole formation, i.e. minimizing one of the most frequent reasons of dramatic failure for free-standing electrolyte membranes [12] . 
